| IN THIS ISSUE |
Ask the Application Engineer
Steps
Toward First Time Silicon Success
White Paper: Atrenta's 1Team Solutions
White Paper: Design for Test Fundamentals
:: Executive Briefings
Five Things Every CTO Should Know About Yield
ILLUSTRATIONS
Figure 1. Defects from silcon impurities becoming relatively less important
Figure 2. The probability of respins is growing rapidly.
Figure 3. Yield Learning optimizes the design performance debug loop.
If you have a question, a comment, or would like to contribute your insights or yield learning experiences to the Report, please visit our Web site at :
